Formal Verification - DV

Company hidden

San Jose Full-time Posted 30+ days ago
Job Summary We are seeking a Formal Verification Engineer to join our ASIC Design Verification team. You will drive formal verification across the custom IP, interface IP, and SoC subsystems that power our ASICs, including compute arrays, DMA engines, NoCs, memory systems, PCIe, Ethernet, CPU subsystems, low-power peripherals, and vendor IP wrappers. You will work closely with architects, RTL designers, DV engineers, emulation teams, and software/firmware teams to prove design correctness, expose deep corner-case bugs, and improve verification closure across the full chip. Key…

See the company and apply

Unlock to see who’s hiring, read the full description and apply on the company site.

Checking access…

Explore related jobs

Want more roles like this? Browse fresh jobs or tailor your resume with AI.