Mirrai Careers
Resume BuilderCareer Test
InsightsPricing
Get Started Free
Jobs/Principal Digital Design Engineer

Principal Digital Design Engineer

asteralabs

San Jose, California, United States Posted 3w ago
Apply on company site
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. Job Description: As a Digital Designer in the DSP SerDes team, you will join a pivotal project to develop advanced high speed SerDes wireline and optical transceivers for AI systems.  Basic Qualifications: * Hold a Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field. * 5-10 years of experience in digital design for high-speed DSP data path. * Be proficient in coding System Verilog for complex design blocks. * Have experience with EDA tools for Synthesis, Lint, CDC, and Prime Time. * Have experience taking design blocks through the full design cycle, from micro-architecture to tapeout. * Have experience with timing fixes, area and power optimizations, and resolving silicon issues. Required Experience: * Serve as the responsible engineer for at least one critical design block, including architecture definition, design specifications, and RTL delivery. * Code and deliver high-quality RTL to the PD and DV teams. * Collaborate with the DSP Architecture team to define new features and suggest optimizations for power, latency, and performance. * Work with the PD team to resolve timing violations, Spyglass warnings/errors, and CDC violations. * Partner with the DV team to root-cause and fix design bugs. Preferred Experience: * Experience in digital design for high speed data path in 100G+ PAM4 DSP SerDes * Experience in designing PAM4 DSP blocks for FFE, DFE, MLSD, and digital timing recovery.   We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

See how well you match this job

Upload your resume and we’ll score your fit for this role and 5 similar roles — then tailor your CV to it with AI. Free, no credit card.

Check your match

Similar jobs

  • Principal Physical Design Engineer, STA

    asteralabs

    San Jose, California, United States
  • Principal Optical Module Validation Engineer

    asteralabs

    San Jose, California, United States
  • Physical Design Engineer

    olix

    Austin, TX$305k
  • Principal ASIC Design Engineer

    atomcomputing

    Boulder, CO
  • Senior Principal Electrical Engineer

    chaosindustries

    El Segundo, California, United States
Apply on company site

Want more roles like this? Browse fresh jobs or tailor your resume with AI.

Mirrai Careers

AI-powered career platform: build resumes, match jobs, and plan your career.

Product

  • All Tools
  • Resume Builder
  • Career Test
  • Pricing

Legal

  • Privacy Policy
  • Terms of Service
  • Fair Use Policy

Company

MIRRAI CHAT LTD (Company No. 16403306)

71-75 Shelton Street, Covent Garden

London, WC2H 9JQ, UNITED KINGDOM

[email protected]

© 2026 Mirrai Careers. All rights reserved.